DS05-11313-4E

# MEMORY cmos 4 M × 4 BIT HYPER PAGE MODE DYNAMIC RAM

MB8116405B-50/-60

CMOS 4,194,304 × 4 Bit Hyper Page Mode Dynamic RAM

## **■** DESCRIPTION

The Fujitsu MB8116405B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8116405B features a "hyper page" mode of operation whereby high-speed random access of up to  $1,024 \times 4$  bits of data within the same row can be selected. The MB8116405B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116405B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116405B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116405B are not critical and all inputs are TTL compatible.


## **■ PRODUCT LINE & FEATURES**

Pa	arameter	MB8116405B-50	MB8116405B-60
RAS Access Tim	ne	50 ns max.	60 ns max.
Random Cycle T	ime	84 ns min.	104 ns min.
Address Access Time		25 ns max.	30 ns max.
CAS Access Tim	ne	13 ns max.	15 ns max.
Hyper Page Mod	le Cycle Time	20 ns min.	25 ns min.
Low Power	Operating Current	495 mW max.	412.5 mW max.
Dissipation	Standby Current	11 mW max. (TTL level)/5.	5 mW max. (CMOS level)

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6 ms

- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


## **■ PACKAGE**




## **Package and Ordering Information**

- 26-pin plastic (300 mil) SOJ, order as MB8116405B-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB8116405B- $\times\!\!\times$ PFTN

## **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Designator	Function
DQ1 to DQ4	Data Input/Output
WE	Write enable.
RAS	Row address strobe.
A <sub>0</sub> to A <sub>11</sub>	Address inputs.
Vcc	+5 volt power supply.
ŌĒ	Output enable.
CAS	Column address strobe.
Vss	Circuit ground.



## **■ FUNCTIONAL TRUTH TABLE**

Operation Mode	Clock Input			Addre	Address Input		Input Data		Note	
Operation wode	RAS	CAS	WE	OE	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	_	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	H→L	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	Х	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	Х	Х	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	Х	Х	_	High-Z	Yes	Previous data is kept.

X: "H" or "L"

## **■ FUNCTIONAL OPERATION**

## **ADDRESS INPUTS**

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits ( $A_0$  to  $A_{11}$ ) are available, the row and column inputs are separately strobed by  $\overline{RAS}$  and  $\overline{CAS}$  as shown in Figure 1. First, twelve row address bits are input on pins  $A_0$ -through- $A_{11}$  and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer transfer transfer to the flow-through type; thus, address information appearing after transfer transfe

## WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

## **DATA INPUTS**

Input data is written into memory in either of three basic ways: an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data ( $\overline{DQ_1}$  to  $\overline{DQ_4}$ ) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

<sup>\*:</sup> It is impossible in Hyper Page Mode.

## **DATA OUTPUTS**

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when trcc (max) is satisfied.

tcac : from the falling edge of CAS when tRCD is greater than tRCD (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

to Ea : from the falling edge of OE when OE is brought Low after trac, toac, or taa.

toez : from  $\overline{OE}$  inactive.

toff : from CAS inactive while RAS inactive.

toff : from RAS inactive while CAS inactive.

twez : from WE active while CAS inactive.

The data remains valid before either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive, or  $\overline{CAS}$  is reactived. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

## HYPER PAGE MODE OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of  $1,024 \times 4$  bits can be accessed and, when multiple MB8116405Bs are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

## ■ AUSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum rating conditions. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	4.5	5.0	5.5	W	
Supply voltage	'	Vss	0	0	0	V	0°C to +70°C
Input High Voltage, All Inputs	*1	ViH	2.4	_	6.5	V	0 0 10 +70 0
Input Low Voltage, All Inputs/Outputs*	*1	VIL	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A11	CIN1	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	Сімз	_	7	pF

## **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter Notes		Symbol	Conditions		Unit			
Parameter r	votes		Symbol	Conditions	Min.	Тур.	Max.	Unit
Output High Voltage	*1		Vон	Iон = −5.0 mA	2.4	_	_	V
Output Low Voltage	*1		Vol	IoL = 4.2 mA	_	_	0.4	V
Input Leakage Curren	ıt (Any	Input)	I <sub>I(L)</sub>	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{under test} = 0 \text{ V} \end{array}$	-10	_	10	μА
Output Leakage Current			l <sub>O(L)</sub>	$0 \text{ V} \le \text{Vout} \le \text{Vcc};$ $4.5 \text{ V} \le \text{Vcc} \le 5.5 \text{ V};$ Data out disabled	-10	_ 10		
Operating Current		MB8116405B-50		RAS & CAS cycling;		_	90	mA
(Average Power Supply Current)	*2	MB8116405B-60	Icc <sub>1</sub>	trc = min	_		75	
Standby Current		TTL level	_	RAS = CAS = VIH			2.0	mA
(Power Supply Current)	*2	CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$		-   -	1.0	
Refresh Current #1		MB8116405B-50		CAS = V <sub>IH</sub> , RAS cycling; tRc = min			90	mA
(Average Power Supply Current)	*2	MB8116405B-60	Іссз			_	75	
Hyper Page Mode	*2	MB8116405B-50	I	RAS = V⊾, CAS cycling;			80	mA
Current	2	MB8116405B-60	- Icc4	thec = min	_	_	70	
Refresh Current #2	4.0	MB8116405B-50		RAS cycling;			90	
(Average Power Supply Current)	*2	MB8116405B-60	Icc5	CAS-before-RAS; t <sub>RC</sub> = min	_	_	75	mA

**■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


Na	Doromotor Notes	Symbol	MB8116405B-50		MB8116	6405B-60	Unit
No.	Parameter Notes		Min.	Max.	Min.	Max.	Ullit
1	Time between Refresh	tref		65.6	_	65.6	ms
2	Random Read/Write Cycle Time	<b>t</b> RC	84		104	_	ns
3	Read-Modify-Write Cycle Time	<b>t</b> rwc	114		138	_	ns
4	Access Time from RAS *6,9	<b>t</b> rac	_	50	_	60	ns
5	Access Time from CAS *7,9	<b>t</b> cac	_	13	_	15	ns
6	Column Address Access Time *8,9	<b>t</b> AA	_	25	_	30	ns
7	Output Hold Time	<b>t</b> on	3		3	_	ns
8	Output Hold Time from CAS	<b>t</b> онс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time	ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time *10	toff	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time *10	<b>t</b> ofr		13	_	15	ns
12	Output Buffer Turn Off Delay Time *10	twez		13	_	15	ns
13	Transition Time	t⊤	1	50	1	50	ns
14	RAS Precharge Time	<b>t</b> RP	30	_	40	_	ns
15	RAS Pulse Width	tras	50	100000	60	100000	ns
16	RAS Hold Time	<b>t</b> rsh	13	_	15	_	ns
17	CAS to RAS Precharge Time *21	<b>t</b> CRP	5	_	5	_	ns
18	RAS to CAS Delay Time *11,12,22	<b>t</b> RCD	11	37	14	45	ns
19	CAS Pulse Width	tcas	7		10	_	ns
20	CAS Hold Time	<b>t</b> csH	38		40	_	ns
21	CAS Precharge Time (Normal) *19	<b>t</b> CPN	7		10	_	ns
22	Row Address Setup Time	<b>t</b> asr	0		0	_	ns
23	Row Address Hold Time	<b>t</b> rah	7		10	_	ns
24	Column Address Setup Time	tasc	0		0	_	ns
25	Column Address Hold Time	<b>t</b> CAH	7		10	_	ns
26	Column Address Hold Time from RAS	<b>t</b> ar	18		24	_	ns
27	RAS to Column Address Delay *13	<b>t</b> RAD	9	25	12	30	ns
28	Column Address to RAS Lead Time	tral	25		30	_	ns
29	Column Address to CAS Lead Time	<b>t</b> CAL	18		23	_	ns
30	Read Command Setup Time	trcs	0		0	_	ns
31	Read Command Hold Time Referenced to RAS *14	<b>t</b> rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS *14	<b>t</b> rch	0	_	0	_	ns
33	Write Command Setup Time *15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time	twcн	7	_	10	_	ns
35	Write Command Hold Time from RAS	twcr	18	<u> </u>	24	_	ns


(Continued)

## (Continued)

NI-	Damanatan Nata	Comple ed	MB8116	6405B-50	MB8116	6405B-60	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
36	WE Pulse Width	<b>t</b> wp	7	_	10	_	ns
37	Write Command to RAS Lead Time	trwL	13	_	15	_	ns
38	Write Command to CAS Lead Time	tcwL	7	_	10	_	ns
39	DIN Setup Time	<b>t</b> DS	0	_	0	_	ns
40	DIN Hold Time	<b>t</b> DH	7	_	10	_	ns
41	Data Hold Time from RAS	<b>t</b> DHR	18	_	24	_	ns
42	RAS to WE Delay Time *20	<b>t</b> rwd	65	_	77	_	ns
43	CAS to WE Delay Time *20	tcwd	28	_	32	_	ns
44	Column Address to WE Delay Time *20	tawd	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	_	ns
46	CAS Setup Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> chr	10	_	10	_	ns
48	WE Setup Time from RAS	twsr	0	_	0	_	ns
49	WE Hold Time from RAS	twhr	10		10		ns
50	Access Time from OE *9	<b>t</b> oea		13		15	ns
51	Output Buffer Turn Off Delay from OE *10	<b>t</b> oez	_	13	_	15	ns
52	OE to RAS Lead Time for Valid Data	<b>t</b> oel	5	_	5	_	ns
53	OE to CAS Lead Time	<b>t</b> coL	5	_	5	_	ns
54	OE Hold Time Referenced to WE *16	<b>t</b> oeh	5	_	5	_	ns
55	OE to Data In Delay Time	toed	13	_	15	_	ns
56	RAS to Data In Delay Time	trdd	13	_	15	_	ns
57	CAS to Data In Delay Time	tcdd	13	_	15	_	ns
58	DIN to CAS Delay Time *17	<b>t</b> DZC	0	_	0	_	ns
59	DIN to OE Delay Time *17	<b>t</b> DZO	0	_	0	_	ns
60	OE Precharge Time	<b>t</b> oep	5	_	5	_	ns
61	OE Hold Time Referenced to CAS	<b>t</b> oech	7	_	10	_	ns
62	WE Precharge Time	twpz	5	_	5	_	ns
63	WE to Date In Delay Time	twed	13	_	15	_	ns
64	Hyper Page Mode RAS Pulse Width	<b>t</b> rasp	_	100000	_	100000	ns
65	Hyper Page Mode Read/Write Cycle Time	<b>t</b> HPC	20	_	25	_	ns
66	Hyper Page Mode Read-Modify-Write Cycle Time	<b>t</b> HPRWC	59	_	69	_	ns
67	Access Time from CAS Precharge *9,18	<b>t</b> CPA	_	30	_	35	ns
68	Hyper Page Mode CAS Precharge Time	<b>t</b> CP	7	_	10	_	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	30	_	35	_	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time *20	<b>t</b> CPWD	45	_	52		ns

- Notes: \*1. Referenced to Vss.
  - \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as  $\overline{RAS} = V_{\text{IL}}$ ,  $\overline{CAS} = V_{\text{IH}}$  and  $V_{\text{IL}} > -0.3 \text{ V}$ . Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{\text{IL}}$  and  $\overline{CAS} = V_{\text{IH}}$ . Icc2 is specified during  $\overline{RAS} = V_{\text{IH}}$  and  $V_{\text{IL}} > -0.3 \text{ V}$ .
  - \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
  - \*4. AC characteristics assume  $t_T = 2$  ns.
  - \*5. Vℍ (min) and Vև (max) are reference levels for measuring timing of input signals. Also transition times are measured between Vℍ (min) and Vև (max).
  - \*6. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
  - \*7. If  $trcd \ge trcd$  (max),  $trad \ge trad$  (max), and  $tasc \ge taa tcac t\tau$ , access time is tcac.
  - \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac t $\tau$ , access time is taa.
  - \*9. Measured with a load equivalent to two TTL loads and 100 pF.
  - \*10. toff and tofz is specified that output buffer change to high-impedance state.
  - \*11. Operation within the trod (max) limit ensures that trad (max) can be met. trod (max) is specified as a reference point only; if trod is greater than the specified trod (max) limit, access time is controlled exclusively by trad or trad.
  - \*12.  $t_{RAD}$  (min) =  $t_{RAH}$  (min) + 2  $t_{T}$  +  $t_{ASC}$  (min).
  - \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
  - \*14. Either trrh or trch must be satisfied for a read cycle.
  - \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
  - \*16. Assumes that twcs < twcs (min).
  - \*17. Either tozc or tozo must be satisfied.
  - \*18. tcpa is access time from the selection of a new column address (that is caused by changing <del>CAS</del> from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
  - \*19. Assumes that CAS-before-RAS refresh.
  - \*20. twos, tcwb, trwb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos > twos (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb > tcwb (min), trwb > trwb (min), trwb > trwb (min) and tcpwb > tcpwb (min) the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, trab and tcal specifications.
  - \*21. The last CAS rising edge.
  - \*22. The first CAS falling edge.






To implement a read operation, a valid address is latched in by the RAS and  $\overline{CAS}$  and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{CAS}(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses (tas) under the following conditions:


If trcd > trcd (max.), access time = tcac.


If trad > trad (max.), access time = taa.


If  $\overline{OE}$  is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.

However, if either CAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.











During one cycle is achieved in hyper-page mode, the input/output timing apply the same manner as the former cycle.




## **DESCRIPTION**

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcAc, tAA, tCPA, or tOEA, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.


To obtain a high impedance state, set  $\overline{OE}$  or both  $\overline{RAS}$  and  $\overline{CAS}$  going high level.





During one cycle is achieved in hyper-page mode, the input/output timing apply the same manner as the former cycle.


#### **DESCRIPTION**


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcAc, tAA, tCPA, or toEA, whichever one is the latest in occurring. To obtain a high impedance state, confirm either of the following conditions,  $\overline{OE}$  set to a High level or  $\overline{RAS}$  and  $\overline{CAS}$  set to a High level.














Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh. RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.



## **DESCRIPTION**

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CASbefore-RAS refresh operation.






Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a WE and CAS-before-RAS (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of CAo and CAo. In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQo only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", an "H" level is output. When the sixteenth bits show a combination of "L" and "H", an "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet.

trc, trwc, trac, tcac, taa, tras, trsh, tcas, tcsh, tral, tcal, trwd, tcwb, tawb, tcpwb, trhcp



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>11</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>9</sub> are defined by latching levels on A<sub>0</sub> to A<sub>9</sub> at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

## (At recommended operating conditions unless otherwise noted.)


	•		•	•			•
No.	Parameter	Comple ed	MB8116	405B-50	MB8116	Unit	
	raiailletei	Symbol	Min.	Max.	Min.	Max.	Unit
69	Access Time from CAS	<b>t</b> FCAC	_	45	_	50	ns
70	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	<b>t</b> FCWD	63	_	70	_	ns
72	CAS Pulse Width	<b>t</b> FCAS	45	_	50	_	ns
73	RAS Hold Time	<b>t</b> FRSH	45	_	50	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

## **■ PACKAGE DIMENSIONS**



## (Continued)



## **FUJITSU LIMITED**

For further information please contact:

## Japan

**FUJITSU LIMITED** 

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

### **North and South America**

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

### Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

## **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.